Mapping Multiple LSTM Models on FPGAs
Published:
HLS/FPGA accelerator code for the ICFPT 2020 paper: a custom dataflow architecture with dedicated SVD kernels that co-optimises the memory requirements of multiple LSTM models mapped onto the same device.
See the full write-up for the paper, architecture and citation.